HBLbits_Verilog Basic_Exams/m2014 q4d
Implement the following circuit:
module top_module (
input clk,
input in,
output out);
input clk,
input in,
output out);
wire d;
assign d=in^out;
always@(posedge clk)
out<=d;
endmodule
always@(posedge clk)
out<=d;
endmodule
沒有留言:
張貼留言