HBLbits_Verilog Basic_Exams/m2014 q3
Consider the function f shown in the Karnaugh map below.
f = x1' x3 + x2 x4
module top_module (
input [4:1] x,
output f );
//f = x1' x3 + x2 x4
assign f= (x[4]& x[2]) | (x[3]& ~x[1]);
endmodule
WOKWI DHT22 & LED , Node-Red + SQLite database Node-Red程式 [{"id":"6f0240353e534bbd","type":"comment&...
沒有留言:
張貼留言