HBLbits_Verilog Basic_Exams/m2014 q4i
Implement the following circuit:
module top_module (
output out);
assign out=1'b0;
endmodule
output out);
assign out=1'b0;
endmodule
作業2 MQTT (Relay + DHT22) 控制 ------- 利用Node-Red 1) 安裝Node-Red https://ithelp.ithome.com.tw/articles/10201795 https://www.youtube.com/watch?v...
沒有留言:
張貼留言