2021年5月10日 星期一

HBLbits_Verilog Basic_Sim/circuit7

HBLbits_Verilog Basic_Sim/circuit7

 This is a sequential circuit. Read the simulation waveforms to determine what the circuit does, then implement it.


module top_module (
    input clk,
    input a,
    output q );
    always@(posedge clk) begin
        q<=~a; 
    end
 endmodule


沒有留言:

張貼留言

Cargo Transfer Process Simulation 「貨物轉移過程模擬」

Cargo Transfer Process Simulation「貨物轉移過程模擬」 https://www.youtube.com/watch?v=Ic9PpPG-_NU   以下是操作步驟: 打開 EasyBuilder Pro,選擇「新建專案」(New Project),...