2021年5月9日 星期日

HBLbits_Verilog Basic_Sim/circuit3

HBLbits_Verilog Basic_Sim/circuit3

 This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.








module top_module (
    input a,
    input b,
    input c,
    input d,
    output q );//
//y = BD + BC + AD + AC
    assign q = (b&d) | (b&c) | (a&d) | (a&c);  
endmodule

沒有留言:

張貼留言

Cargo Transfer Process Simulation 「貨物轉移過程模擬」

Cargo Transfer Process Simulation「貨物轉移過程模擬」 https://www.youtube.com/watch?v=Ic9PpPG-_NU   以下是操作步驟: 打開 EasyBuilder Pro,選擇「新建專案」(New Project),...