HBLbits_Verilog Basic_Sim/circuit4
This is a combinational circuit. Read the simulation waveforms to determine what the circuit does, then implement it.
module top_module (
input a,
input b,
input c,
input d,
output q );//
assign q = b|c; // Fix me
endmodule
沒有留言:
張貼留言